Mechanism of Interrupt MCQ Quiz – Objective Question with Answer for Mechanism of Interrupt in Embedded System

1. Which of the following uses clock edge to generate an interrupt?

A. edge-triggered
B. level-triggered
C. software interrupt
D. nmi

Answer: A

In the edge-triggered interrupt, the clock edge is used to generate an interrupt. The transition is from a logical low to high or vice versa.

 

2. In which interrupt, the trigger is dependent on the logic level?

A. edge-triggered
B. level-triggered
C. software interrupt
D. nmi

Answer: B

In the level-triggered interrupt, the trigger is completely dependent on the logic level. The processors may require the level to be in a certain clock width so that the shorter pulses which are shorter than the minimum pulse width are ignored.

 

3. At which point the processor will start to internally process the interrupt?

A. interrupt pointer
B. instruction pointer
C. instruction boundary
D. interrupt boundary

Answer: C

After the recognition of the interrupt, and finds that it is not an error condition with the currently executing interrupt, then the interrupt will not be internally executed until the current execution has been completed. This point is known as the instruction boundary. At this point, the processor will start to internally process the interrupt.

 

4. What does 80×86 use to hold essential data?

A. stack frame
B. register
C. internal register
D. flag register

Answer: A

The MC68000 and 80×86 families use stack frames for holding the data whereas RISC processors use special internal registers.

 

5. What does the RISC processor use to hold the data?

A. flag register
B. accumulator
C. internal register
D. stack register

Answer: C

The RISC processors use special internal registers to hold data whereas the 80×86 and MC68000 family uses stack register to hold the data.

 

6. Which of the following is a stack-based processor?

A. MC68000
B. PowerPC
C. ARM
D. DEC Alpha

Answer: A

The MC68000, Intel 80×86, and most of the b-bit controllers are based on stack-based processors whereas PowerPC, DEC Alpha, and ARM are RISC families which have a special internal register for holding the data.

 

7. Which of the following is used to reduce the external memory cycle?

A. internal hardware stack
B. internal software stack
C. external software stack
D. internal register

Answer: A

Some of the processors use an internal hardware stack which helps in reducing the external memory cycle necessary to store the stack frame.

 

8. How many interrupt levels are supported in the MC68000?

A. 2
B. 3
C. 4
D. 7

Answer: D

The MC68000 has an external stack for holding the data. The MC68000 family supports seven interrupt levels which are encoded into three interrupt pins.

 

9. How many interrupt pins are used in MC68000?

A. 2
B. 3
C. 4
D. 5

Answer: B

The MC68000 family supports seven interrupt levels which are encoded into three interrupt pins. These interrupt pins are IP0, IP1, and IP2.

 

10. Which priority encoder is used in MC68000?

A. 4-to-2 priority encoder
B. LS148 7-to-3
C. 2-to-4 priority encoder
D. LS148 3-to-7

Answer: B

The LS148 7-to-3 priority encoder is used in MC68000. This converts the seven external pins into a three-bit binary code.

Scroll to Top