System Verilog MCQ Quiz – Objective Question with Answer for System Verilog

1. Which of the following is standardised as IEEE 1364?

A. C
B. C++
C. FORTRAN
D. Verilog

Answer: D

The Verilog is a hardware description language which was developed for modelling hardware and electronic devices. This was later standardised by IEEE standard 1364.

 

2. Who developed the Verilog?

A. Moorby
B. Thomas
C. Russell and Ritchie
D. Moorby and Thomson

Answer: D

The Verilog is a hardware description language which was developed by Moorby and Thomson in 1991 and was standardised as IEEE standard 1364. The Verilog is modelled for electronics devices.

 

3. Which version of the Verilog is known as System Verilog?

A. Verilog version 3.0
B. Verilog version 1.0
C. Verilog version 1.5
D. Verilog version 4.0

Answer: A

The Verilog versions 3.0 and 3.1 are called the System Verilog. These include several extensions to the Verilog version 2.0.

 

4. Which of the following is a Verilog version 1.0?

A. IEEE standard 1394-1995
B. IEEE standard 1364-1995
C. IEEE standard 1394-2001
D. IEEE standard 1364-2001

Answer: B

The IEEE standard 1364-1995 is the first version of the Verilog and IEEE standard 1394-2001 is the Verilog version 2.0.

 

5. Which of the following provides multiple-valued logic with eight signal strengths?

A. Verilog
B. VHDL
C. C
D. C++

Answer: A

The Verilog supports the multiple-valued logic with eight different signal strengths but Verilog is less flexible compared to the VHDL, that is, it allows the hardware entities to be instantiated in loops which helps to build up a structural description.

 

6. Which of the following is a superset of Verilog?

A. Verilog
B. VHDL
C. System Verilog
D. System VHDL

Answer: C

The System Verilog is a superset of the Verilog. But later on, System Verilog and Verilog merged into a new IEEE standard 1800-2009.

 

7. Which hardware description language is more flexible?

A. VHDL
B. Verilog
C. C
D. C++

Answer: A

The Verilog is less flexible compared to the VHDL, that is, it allows the hardware entities to be instantiated in loops which helps to build up a structural description. But Verilog, on the other hand, is more on the built-in features.

 

8. Which of the following provides more features for transistor-level descriptions?

A. C++
B. C
C. VHDL
D. Verilog

Answer: D

The Verilog offers more features than the VHDL but VHDL is more flexible compared to the Verilog. The Verilog can provide transistor-level descriptions but the VHDL cannot provide this description.

 

9. Which hardware description language is popular in the US?

A. System Verilog
B. System log
C. Verilog
D. VHDL

Answer: C

Verilog and VHDL are almost similar in their characteristics and have a similar number of users. The VHDL is more popular in Europe whereas Verilog is more popular in the US.

 

10. Which hardware description language is more popular in Europe?

A. VHDL
B. System log
C. Verilog
D. C

Answer: A

The Verilog and VHDL are hardware description languages and these are similar in their characteristics and have a similar number of users. The VHDL is more popular in Europe. The Verilog is more popular in the US.

Scroll to Top