VLSI Testability Guidelines MCQ Quiz – Objective Question with Answer for VLSI Testability Guidelines

1. Practical guidelines for testability aim at

A. facilitating test generation
B. facilitating test application
C. avoiding timing problems
D. all of the mentioned

Answer: d

Practical guidelines for testability should aim to facilitate the test process in three main ways – facilitate test generation, facilitate test application and avoid timing problems.


2. When a node is difficult to access

A. sub-nodes are formed
B. internal pads are added
C. external pads are added
D. circuit is subdivided

Answer: b

When a node is difficult to access from primary input or output pads, then a very effective method is to add additional internal pads to access the desired point.


3. The additional pads are accessed using

A. probers
B. selectors
C. multiplexers
D. buffers

Answer: a

The additional pads which are added for the access of nodes can be accessed using probers.


4. Which provides links between blocks of a circuit?

A. combiners
B. wires
C. pads
D. nodes

Answer: d

A node provides the link between blocks of a circuit and the attributes provide the control of the blocks.


5. To improve controllability and observability ______ is used.

A. three pads
B. eight transistors
C. three pads and eight transistors
D. four pads and eight transistors

Answer: c

In a CMOS environment, three pads and eighth transistors are required to improve controllability and observability.


6. The addition of ______ improves the observability.

A. adders
B. multiplexers
C. multipliers
D. demultiplexer

Answer: d

The addition of demultiplexers also improves observability. This arrangement allows bypassing of blocks.


7. How to reduce test time?

A. by reducing multiplexers
B. by reducing adders
C. by dividing circuit into subcircuits
D. by using the whole circuit as a single system

Answer: c

Partitioning large circuits into smaller subcircuits is an effective way of reducing test generation complexity and test time.


8. Test generation effort for n gate circuit is proportional to

A. n
B. n2
C. n3
D. n2 and n3

Answer: d

Test generation effort for n gate general-purpose logic circuit is proportional to n2 and n3.


9. Partitioning should be made on a

A. logical basis
B. functional basis
C. time basis
D. structural basis

Answer: a

Partitioning should be made on logical basis into recognizable and sensible subfunctions and can be done physically by incorporating clock line isolation and power supply lines.


10. Isolation and control are achieved using

A. adders
B. buffers
C. multiplexers
D. multipliers

Answer: c

Isolation and control are better and readily achieved through the use of multiplexers.

Scroll to Top